View ADUM1300_164523.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Triple-Channel Digital Isolators ADUM1300/ADuM1301
FEATURES
Low power operation 5 V operation 1.2 mA per channel max @ 0 Mbps to 2 Mbps 3.5 mA per channel max @ 10 Mbps 32 mA per channel max @ 90 Mbps 3 V operation 0.8 mA per channel max @ 0 Mbps to 2 Mbps 2.2 mA per channel max @ 10 Mbps 20 mA per channel max @ 90 Mbps Bidirectional communication 3 V/5 V level translation High temperature operation: 105C High data rate: dc to 90 Mbps (NRZ) Precise timing characteristics 2 ns max pulse-width distortion 2 ns max channel-to-channel matching High common-mode transient immunity: >25 kV/s Output enable function Wide body 16-lead SOIC package, Pb-free models available Safety and regulatory approvals UL recognition: 2500 V rms for 1 minute per UL 1577 CSA component acceptance notice #5A VDE certificate of conformity DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 DIN EN 60950 (VDE 0805): 2001-12; EN 60950:2000 VIORM = 560 V peak
GENERAL DESCRIPTION
The ADuM130x are 3-channel digital isolators based on Analog Devices' iCoupler(R) technology. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices. By avoiding the use of LEDs and photodiodes, iCoupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple iCoupler digital interfaces and stable performance characteristics. The need for external drivers and other discretes is eliminated with these iCoupler products. Furthermore, iCoupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates. The ADuM130x isolators provide three independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). Both models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM130x provides low pulse-width distortion (<2 ns for CRW grade) and tight channel-to-channel matching (<2 ns for CRW grade). Unlike other optocoupler alternatives, the ADuM130x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.
APPLICATIONS
General-purpose multichannel isolation SPI(R) interface/data converter isolation RS-232/RS-422/RS-485 transceiver Industrial field bus isolation
FUNCTIONAL BLOCK DIAGRAMS
VDD1 1 GND1 2 VIA 3 VIB 4 VIC 5 NC 6 NC 7 GND1 8 ENCODE ENCODE ENCODE DECODE DECODE DECODE 16 VDD2 15 GND2 14 VOA 13 VOB 12 VOC 11 NC 10 VE2
03789-0-001
VDD1 1 GND1 2 VIA 3 VIB 4 VOC 5 NC 6 VE1 7 GND1 8
ENCODE
ENCODE
DECODE
16 VDD2 15 GND2
DECODE
DECODE
ENCODE
14 VOA 13 VOB 12 VIC 11 NC 10 VE2 OR V 9 GND2
03789-0-002
9 GND2
Figure 1. ADUM1300 Functional Block Diagram
Figure 2. ADuM1301 Functional Block Diagram
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 (c) 2004 Analog Devices, Inc. All rights reserved.
ADUM1300/ADuM1301 TABLE OF CONTENTS
Specifications..................................................................................... 3 Electrical Characteristics--5 V Operation................................ 3 Electrical Characteristics--3 V Operation................................ 5 Electrical Characteristics--Mixed 5 V/3 V or 3 V/5 V Operation....................................................................................... 7 Package Characteristics ............................................................. 10 Regulatory Information............................................................. 10 Insulation and Safety-Related Specifications.......................... 10 DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics ............................................................................ 11 Recommended Operation Conditions .................................... 11 Absolute Maximum Ratings.......................................................... 12 ESD Caution................................................................................ 12 Pin Configurations and Pin Function Descriptions .................. 13 Typical Performance Characteristics ........................................... 14 Application Information................................................................ 16 PC Board Layout ........................................................................ 16 Propagation Delay-Related Parameters................................... 16 DC Correctness and Magnetic Field Immunity........................... 16 Power Consumption .................................................................. 17 Outline Dimensions ....................................................................... 18 Ordering Guide .......................................................................... 18
REVISION HISTORY
6/04--Data Sheet Changed from Rev. B to Rev. C. Changes to Format .............................................................Universal Changes to Features.......................................................................... 1 Changes to Electrical Characteristics--5 V Operation ............... 3 Changes to Electrical Characteristics--3 V Operation ............... 5 Changes to Electrical Characteristics--Mixed 5 V/3 V or 3 V/5 V Operation ............................................................................ 7 Changes to Ordering Guide .......................................................... 18 5/04--Data Sheet Changed from Rev. A to Rev. B. Changes to the Format.......................................................Universal Changes to the Features ................................................................... 1 Changes to Table 7 and Table 8..................................................... 14 Changes to Table 9.......................................................................... 15 Changes to the DC Correctness and Magnetic Field Immunity Section.............................................................................................. 19 Changes to the Power Consumption Section ............................. 20 Changes to the Ordering Guide.................................................... 21 9/03--Data Sheet Changed from Rev. 0 to Rev. A. Edits to Regulatory Information................................................... 13 Edits to Absolute Maximum Ratings ........................................... 15 Deleted the Package Branding Information................................ 16
Rev. C | Page 2 of 20
ADUM1300/ADuM1301 SPECIFICATIONS
ELECTRICAL CHARACTERISTICS--5 V OPERATION1
4.5 V VDD1 5.5 V, 4.5 V VDD2 5.5 V; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at TA = 25C, VDD1 = VDD2 = 5 V. Table 1.
Parameter DC SPECIFICATIONS Input Supply Current, per Channel, Quiescent Output Supply Current, per Channel, Quiescent ADUM1300, Total Supply Current, Three Channels2 DC to 2 Mbps VDD1 Supply Current VDD2 Supply Current 10 Mbps (BRW and CRW Grades Only) VDD1 Supply Current VDD2 Supply Current 90 Mbps (CRW Grade Only) VDD1 Supply Current VDD2 Supply Current ADuM1301, Total Supply Current, Three Channels2 DC to 2 Mbps VDD1 Supply Current VDD2 Supply Current 10 Mbps (BRW and CRW Grades Only) VDD1 Supply Current VDD2 Supply Current 90 Mbps (CRW Grade Only) VDD1 Supply Current VDD2 Supply Current For All Models Input Currents Logic High Input Threshold Logic Low Input Threshold Logic High Output Voltages Logic Low Output Voltages Symbol IDDI (Q) IDDO (Q) Min Typ 0.50 0.19 Max Unit 0.53 mA 0.21 mA Test Conditions
IDD1 (Q) IDD2 (Q) IDD1 (10) IDD2 (10) IDD1 (90) IDD2 (90)
1.6 0.7 6.5 1.9 57 16
2.5 1.0 8.1 2.5 77 18
mA mA mA mA mA mA
DC to 1 MHz logic signal freq. DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 45 MHz logic signal freq. 45 MHz logic signal freq.
IDD1 (Q) IDD2 (Q) IDD1 (10) IDD2 (10) IDD1 (90) IDD2 (90) IIA, IIB, IIC, IE1, IE2 VIH, VEH VIL, VEL VOAH, VOBH, VOCH -10 2.0
1.3 1.0 5.0 3.4 43 29
2.1 1.4 6.2 4.2 57 37
mA mA mA mA mA mA A V V V V V V V
DC to 1 MHz logic signal freq. DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 45 MHz logic signal freq. 45 MHz logic signal freq. 0 VIA, VIB, VIC VDD1 or VDD2, 0 VE1, VE2 VDD1 or VDD2
+0.01 +10
0.8
VDD1, VDD2 - 0.1 5.0 VDD1, VDD2 - 0.4 4.8 VOAL, VOBL, VOCL 0.0 0.04 0.2
0.1 0.1 0.4
IOx = -20 A, VIx = VIxH IOx = -4 mA, VIx = VIxH IOx = 20 A, VIx = VIxL IOx = 400 A, VIx = VIxL IOx = 4 mA, VIx = VIxL
SWITCHING SPECIFICATIONS ADuM130xARW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH - tPHL|5 Propagation Delay Skew6 Channel-to-Channel Matching7
PW tPHL, tPLH PWD tPSK tPSKCD/OD 1 50 65
1000 ns Mbps 100 ns 40 ns 50 ns 50 ns
CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
Rev. C | Page 3 of 20
ADUM1300/ADuM1301
Parameter ADuM130xBRW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH - tPHL|5 Change vs. Temperature Propagation Delay Skew6 Channel-to-Channel Matching, Codirectional Channels7 Channel-to-Channel Matching, Opposing-Directional Channels7 ADuM130xCRW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH - tPHL|5 Change vs. Temperature Propagation Delay Skew6 Channel-to-Channel Matching, Codirectional Channels7 Channel-to-Channel Matching, Opposing-Directional Channels7 For All Models Output Disable Propagation Delay (High/Low-to-High Impedance) Output Enable Propagation Delay (High Impedance to High/Low) Output Rise/Fall Time (10% to 90%) Common-Mode Transient Immunity at Logic High Output8 Common-Mode Transient Immunity at Logic Low Output8 Refresh Rate Input Dynamic Supply Current, per Channel9 Output Dynamic Supply Current, per Channel9 Symbol PW tPHL, tPLH PWD tPSK tPSKCD tPSKOD 10 20 32 5 15 3 6 Min Typ Max Unit 100 50 3 ns Mbps ns ns ps/C ns ns ns Test Conditions CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
PW tPHL, tPLH PWD tPSK tPSKCD tPSKOD 90 18
8.3 120 27 0.5 3
11.1 ns Mbps 32 ns 2 ns ps/C 10 ns 2 ns 5 ns
CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
tPHZ, tPLH tPZH, tPZL tR/tF |CMH| |CML| fr IDDI (D) IDDO (D)
6 6 2.5 35 35 1.2 0.19 0.05
8 8
ns ns ns kV/s kV/s Mbps mA/Mbps mA/Mbps
CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels VIx = VDD1/VDD2, VCM = 1000 V, transient magnitude = 800 V VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V
25 25
1 2
All voltages are relative to their respective ground. The supply current values for all three channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 17. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 12 for total IDD1 and IDD2 supply currents as a function of data rate for ADUM1300/ADuM1301 channel configurations. 3 The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed. 4 The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed. 5 tPHL propagation delay is measured from the 50% level of the falling edge of the VIx signal to the 50% level of the falling edge of the VOx signal. tPLH propagation delay is measured from the 50% level of the rising edge of the VIx signal to the 50% level of the rising edge of the VOx signal. 6 tPSK is the magnitude of the worst-case difference in tPHL or tPLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. 7 Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier. 8 CMH is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD2. CML is the maximum common-mode voltage slew rate that can be sustained while maintaining VO < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed. 9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 17 for guidance on calculating the per-channel supply current for a given data rate.
Rev. C | Page 4 of 20
ADUM1300/ADuM1301
ELECTRICAL CHARACTERISTICS--3 V OPERATION1
2.7 V VDD1 3.6 V, 2.7 V VDD2 3.6 V; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at TA = 25C, VDD1 = VDD2 = 3.0 V. Table 2.
Parameter DC SPECIFICATIONS Input Supply Current, per Channel, Quiescent Output Supply Current, per Channel, Quiescent ADUM1300, Total Supply Current, Three Channels2 DC to 2 Mbps VDD1 Supply Current VDD2 Supply Current 10 Mbps (BRW and CRW Grades Only) VDD1 Supply Current VDD2 Supply Current 90 Mbps (CRW Grade Only) VDD1 Supply Current VDD2 Supply Current ADuM1301, Total Supply Current, Three Channels2 DC to 2 Mbps VDD1 Supply Current VDD2 Supply Current 10 Mbps (BRW and CRW Grades Only) VDD1 Supply Current VDD2 Supply Current 90 Mbps (CRW Grade Only) VDD1 Supply Current VDD2 Supply Current For All Models Input Currents Logic High Input Threshold Logic Low Input Threshold Logic High Output Voltages Logic Low Output Voltages Symbol IDDI (Q) IDDO (Q) Min Typ 0.26 0.11 Max Unit 0.31 0.14 mA mA Test Conditions
IDD1 (Q) IDD2 (Q) IDD1 (10) IDD2 (10) IDD1 (90) IDD2 (90)
0.9 0.4 3.4 1.1 31 8
1.7 0.7 4.9 1.6 48 13
mA mA mA mA mA mA
DC to 1 MHz logic signal freq. DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 45 MHz logic signal freq. 45 MHz logic signal freq.
IDD1 (Q) IDD2 (Q) IDD1 (10) IDD2 (10) IDD1 (90) IDD2 (90) IIA, IIB, IIC, IE1, IE2 VIH, VEH VIL, VEL VOAH, VOBH, VOCH -10 1.6
0.7 0.6 2.6 1.8 24 16
1.4 0.9 3.7 2.5 36 23
mA mA mA mA mA mA A V V V V V V V
DC to 1 MHz logic signal freq. DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 45 MHz logic signal freq. 45 MHz logic signal freq. 0 VIA, VIB, VIC VDD1 or VDD2, 0 VE1,VE2 VDD1 or VDD2
+0.01 +10
0.4
VDD1, VDD2 - 0.1 3.0 VDD1, VDD2 - 0.4 2.8 VOAL, VOBL, VOCL 0.0 0.04 0.2
0.1 0.1 0.4
IOx = -20 A, VIx = VIxH IOx = -4 mA, VIx = VIxH IOx = 20 A, VIx = VIxL IOx = 400 A, VIx = VIxL IOx = 4 mA, VIx = VIxL
SWITCHING SPECIFICATIONS ADuM130xARW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH - tPHL|5 Propagation Delay Skew6 Channel-to-Channel Matching7
PW tPHL, tPLH PWD tPSK tPSKCD/OD 1 50 75
1000 ns Mbps 100 ns 40 ns 50 ns 50 ns
CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
Rev. C | Page 5 of 20
ADUM1300/ADuM1301
Parameter ADuM130xBRW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH - tPHL|5 Change vs. Temperature Propagation Delay Skew6 Channel-to-Channel Matching, Codirectional Channels7 Channel-to-Channel Matching, Opposing-Directional Channels7 ADuM130xCRW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH - tPHL|5 Change vs. Temperature Propagation Delay Skew6 Channel-to-Channel Matching, Codirectional Channels7 Channel-to-Channel Matching, Opposing-Directional Channels7 For All Models Output Disable Propagation Delay (High/Low-to-High Impedance) Output Enable Propagation Delay (High Impedance to High/Low) Output Rise/Fall Time (10% to 90%) Common-Mode Transient Immunity at Logic High Output8 Common-Mode Transient Immunity at Logic Low Output8 Refresh Rate Input Dynamic Supply Current, per Channel9 Output Dynamic Supply Current, per Channel9 Symbol PW tPHL, tPLH PWD tPSK tPSKCD tPSKOD 10 20 38 5 26 3 6 Min Typ Max Unit 100 50 3 ns Mbps ns ns ps/C ns ns ns Test Conditions CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
PW tPHL, tPLH PWD tPSK tPSKCD tPSKOD 90 20
8.3 120 34 0.5 3
11.1 ns Mbps 45 ns 2 ns ps/C 16 ns 2 ns 5 ns
CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
tPHZ, tPLH tPZH, tPZL tR/tF |CMH| |CML| fr IDDI (D) IDDO (D)
6 6 3 35 35 1.1 0.10 0.03
8 8
ns ns ns kV/s kV/s Mbps mA/Mbps mA/Mbps
CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels VIx = VDD1/VDD2, VCM = 1000 V, transient magnitude = 800 V VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V
25 25
1 2
All voltages are relative to their respective ground. The supply current values for all three channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 17. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 12 for total IDD1 and IDD2 supply currents as a function of data rate for ADUM1300/ADuM1301 channel configurations. 3 The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed. 4 The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed. 5 tPHL propagation delay is measured from the 50% level of the falling edge of the VIx signal to the 50% level of the falling edge of the VOx signal. tPLH propagation delay is measured from the 50% level of the rising edge of the VIx signal to the 50% level of the rising edge of the VOx signal. 6 tPSK is the magnitude of the worst-case difference in tPHL or tPLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. 7 Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier. 8 CMH is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD2. CML is the maximum common-mode voltage slew rate that can be sustained while maintaining VO < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed. 9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 17 for guidance on calculating the per-channel supply current for a given data rate.
Rev. C | Page 6 of 20
ADUM1300/ADuM1301
ELECTRICAL CHARACTERISTICS--MIXED 5 V/3 V OR 3 V/5 V OPERATION1
5 V/3 V operation: 4.5 V VDD1 5.5 V, 2.7 V VDD2 3.6 V; 3 V/5 V operation: 2.7 V VDD1 3.6 V, 4.5 V VDD2 5.5 V; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at TA = 25C; VDD1 = 3.0 V, VDD2 = 5 V; or VDD1 = 5 V, VDD2 = 3.0 V. Table 3.
Parameter DC SPECIFICATIONS Input Supply Current, per Channel, Quiescent 5 V/3 V Operation 3 V/5 V Operation Output Supply Current, per Channel, Quiescent 5 V/3 V Operation 3 V/5 V Operation ADUM1300, Total Supply Current, Three Channels2 DC to 2 Mbps VDD1 Supply Current 5 V/3 V Operation 3 V/5 V Operation VDD2 Supply Current 5 V/3 V Operation 3 V/5 V Operation 10 Mbps (BRW and CRW Grades Only) VDD1 Supply Current 5 V/3 V Operation 3 V/5 V Operation VDD2 Supply Current 5 V/3 V Operation 3 V/5 V Operation 90 Mbps (CRW Grade Only) VDD1 Supply Current 5 V/3 V Operation 3 V/5 V Operation VDD2 Supply Current 5 V/3 V Operation 3 V/5 V Operation ADuM1301, Total Supply Current, Three Channels2 DC to 2 Mbps VDD1 Supply Current 5 V/3 V Operation 3 V/5 V Operation VDD2 Supply Current 5 V/3 V Operation 3 V/5 V Operation 10 Mbps (BRW and CRW Grades Only) VDD1 Supply Current 5 V/3 V Operation 3 V/5 V Operation VDD2 Supply Current 5 V/3 V Operation 3 V/5 V Operation Symbol IDDI (Q) 0.50 0.26 IDDO (Q) 0.11 0.19 0.14 mA 0.21 mA 0.53 mA 0.31 mA Min Typ Max Unit Test Conditions
IDD1 (Q) 1.6 0.9 IDD2(Q) 0.4 0.7 IDD1 (10) 6.5 3.4 IDD2 (10) 1.1 1.9 IDD1 (90) 57 31 IDD2 (90) 8 16 13 18 mA mA 45 MHz logic signal freq. 45 MHz logic signal freq. 77 48 mA mA 45 MHz logic signal freq. 45 MHz logic signal freq. 1.6 2.5 mA mA 5 MHz logic signal freq. 5 MHz logic signal freq. 8.1 4.9 mA mA 5 MHz logic signal freq. 5 MHz logic signal freq. 0.7 1.0 mA mA DC to 1 MHz logic signal freq. DC to 1 MHz logic signal freq. 2.5 1.7 mA mA DC to 1 MHz logic signal freq. DC to 1 MHz logic signal freq.
IDD1 (Q) 1.3 0.7 IDD2 (Q) 0.6 1.0 IDD1 (10) 5.0 2.6 IDD2 (10) 1.8 3.4 2.5 4.2 mA mA 5 MHz logic signal freq. 5 MHz logic signal freq. 6.2 3.7 mA mA 5 MHz logic signal freq. 5 MHz logic signal freq. 0.9 1.4 mA mA DC to 1 MHz logic signal freq. DC to 1 MHz logic signal freq. 2.1 1.4 mA mA DC to 1 MHz logic signal freq. DC to 1 MHz logic signal freq.
Rev. C | Page 7 of 20
ADUM1300/ADuM1301
Parameter 90 Mbps (CRW Grade Only) VDD1 Supply Current 5 V/3 V Operation 3 V/5 V Operation VDD2 Supply Current 5 V/3 V Operation 3 V/5 V Operation For All Models Input Currents Logic High Input Threshold 5 V/3 V Operation 3 V/5 V Operation Logic Low Input Threshold 5 V/3 V Operation 3 V/5 V Operation Logic High Output Voltages Symbol IDD1 (90) 43 24 IDD2 (90) 16 29 IIA, IIB, IIC, IE1, IE2 VIH, VEH -10 +0.01 23 37 +10 mA mA A 45 MHz logic signal freq. 45 MHz logic signal freq. 0 VIA,VIB, VIC VDD1 or VDD2, 0 VE1,VE2 VDD1 or VDD2 57 36 mA mA 45 MHz logic signal freq. 45 MHz logic signal freq. Min Typ Max Unit Test Conditions
2.0 1.6 VIL, VEL 0.8 0.4 VOAH, VOBH, VOCH VDD1, VDD2 - 0.1 VDD1, VDD2 - 0.4 VDD1/VDD2 VDD1/ VDD2 - 0.2 0.0 0.1 0.04 0.1 0.2 0.4
V V V V V V V V V
IOx = -20 A, VIx = VIxH IOx = -4 mA, VIx = VIxH IOx = 20 A, VIx = VIxL IOx = 400 A, VIx = VIxL IOx = 4 mA, VIx = VIxL
Logic Low Output Voltages
VOAL, VOBL, VOCL
SWITCHING SPECIFICATIONS ADuM130xARW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH - tPHL|5 Propagation Delay Skew6 Channel-to-Channel Matching7 ADuM130xBRW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH - tPHL|5 Change vs. Temperature Propagation Delay Skew6 Channel-to-Channel Matching, Codirectional Channels7 Channel-to-Channel Matching, Opposing-Directional Channels7 ADuM130xCRW Minimum Pulse Width3 Maximum Data Rate4 Propagation Delay5 Pulse-Width Distortion, |tPLH-tPHL|5 Change vs. Temperature Propagation Delay Skew6 Channel-to-Channel Matching, Codirectional Channels7 Channel-to-Channel Matching, Opposing-Directional Channels7
PW tPHL, tPLH PWD tPSK tPSKCD/OD PW tPHL, tPLH PWD tPSK tPSKCD tPSKOD 10 15 35 5 1 50 70
1000 ns Mbps 100 ns 40 ns 50 ns 50 ns 100 50 3 6 3 22 ns Mbps ns ns ps/C ns ns ns
CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF,CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
PW tPHL, tPLH PWD tPSK tPSKCD tPSKOD 90 20
8.3 120 30 0.5 3
11.1 ns Mbps 40 ns 2 ns ps/C 14 ns 2 ns 5 ns
CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
Rev. C | Page 8 of 20
ADUM1300/ADuM1301
Parameter For All Models Output Disable Propagation Delay (High/Low-to-High Impedance) Output Enable Propagation Delay (High Impedance to High/Low) Output Rise/Fall Time (10% to 90%) 5 V/3 V Operation 3 V/5 V Operation Common-Mode Transient Immunity at Logic High Output8 Common-Mode Transient Immunity at Logic Low Output8 Refresh Rate 5 V/3 V Operation 3 V/5 V Operation Input Dynamic Supply Current, per Channel9 5 V/3 V Operation 3 V/5 V Operation Output Dynamic Supply Current, per Channel9 5 V/3 V Operation 3 V/5 V Operation Symbol tPHZ, tPLH tPZH, tPZL tR/tf 3.0 2.5 35 35 ns ns kV/s kV/s Min Typ 6 6 Max Unit 8 8 ns ns Test Conditions CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levels
|CMH| |CML| fr
25 25
VIx = VDD1/VDD2, VCM = 1000 V, transient magnitude = 800 V VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V
1.2 1.1 IDDI (D) 0.19 0.10 IDDI (D) 0.03 0.05
Mbps Mbps mA/Mbps mA/Mbps mA/Mbps mA/Mbps
1 2
All voltages are relative to their respective ground. Supply current values for all three channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 17. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 12 for total IDD1 and IDD2 supply currents as a function of data rate for ADUM1300/ADuM1301 channel configurations. 3 The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed. 4 The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed. 5 tPHL propagation delay is measured from the 50% level of the falling edge of the VIx signal to the 50% level of the falling edge of the VOx signal. tPLH propagation delay is measured from the 50% level of the rising edge of the VIx signal to the 50% level of the rising edge of the VOx signal. 6 tPSK is the magnitude of the worst-case difference in tPHL or tPLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. 7 Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier. 8 CMH is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD2. CML is the maximum common-mode voltage slew rate that can be sustained while maintaining VO < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed. 9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information on perchannel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 17 for guidance on calculating the per-channel supply current for a given data rate.
Rev. C | Page 9 of 20
ADUM1300/ADuM1301
PACKAGE CHARACTERISTICS
Table 4.
Parameter Resistance (Input-Output)1 Capacitance (Input-Output)1 Input Capacitance2 IC Junction-to-Case Thermal Resistance, Side 1 IC Junction-to-Case Thermal Resistance, Side 2 Symbol RI-O CI-O CI JCI JCO Min Typ 1012 1.7 4.0 33 28 Max Unit pF pF C/W C/W Test Conditions f = 1 MHz Thermocouple located at center of package underside
1 2
Device considered a 2-terminal device; Pins 1, 2, 3, 4, 5, 6, 7, and 8 shorted together and Pins 9, 10, 11, 12, 13, 14, 15, and 16 shorted together. Input capacitance is from any input data pin to ground.
REGULATORY INFORMATION
The ADuM130x have been approved by the organizations listed in Table 5. Table 5.
UL Recognized under 1577 component recognition program1 Double insulation, 2500 V rms isolation voltage CSA Approved under CSA Component Acceptance Notice #5A Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms maximum working voltage VDE Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-012 Basic insulation, 560 V peak Complies with DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01, DIN EN 60950 (VDE 0805): 2001-12; EN 60950:2000 Reinforced insulation, 560 V peak File 2471900-4880-0001
File E214100
File 205078
1 2
In accordance with UL1577, each ADuM130x is proof tested by applying an insulation test voltage 3000 V rms for 1 second (current leakage detection limit = 5 A). In accordance with DIN EN 60747-5-2, each ADuM130x is proof tested by applying an insulation test voltage 1050 V peak for 1 second (partial discharge detection limit = 5 pC). A "*" mark branded on the component designates DIN EN 60747-5-2 approval.
INSULATION AND SAFETY-RELATED SPECIFICATIONS
Table 6.
Parameter Rated Dielectric Insulation Voltage Minimum External Air Gap (Clearance) Minimum External Tracking (Creepage) Symbol L(I01) L(I02) Value 2500 8.40 min 8.10 min Unit V rms mm mm Conditions 1 minute duration Measured from input terminals to output terminals, shortest distance through air Measured from input terminals to output terminals, shortest distance path along body Insulation distance through insulation DIN IEC 112/VDE 0303 Part 1 Material Group (DIN VDE 0110, 1/89, Table 1)
Minimum Internal Gap (Internal Clearance) Tracking Resistance (Comparative Tracking Index) CTI Isolation Group
0.017 min mm >175 V IIIa
Rev. C | Page 10 of 20
ADUM1300/ADuM1301
DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS
Table 7.
Description Installation Classification per DIN VDE 0110 For Rated Mains Voltage 150 V rms For Rated Mains Voltage 300 V rms For Rated Mains Voltage 400 V rms Climatic Classification Pollution Degree (DIN VDE 0110, Table 1) Maximum Working Insulation Voltage Input to Output Test Voltage, Method b1 VIORM x 1.875 = VPR, 100% Production Test, tm = 1 sec, Partial Discharge < 5 pC Input to Output Test Voltage, Method a After Environmental Tests Subgroup 1 VIORM x 1.6 = VPR, tm = 60 sec, Partial Discharge < 5 pC After Input and/or Safety Test Subgroup 2/3 VIORM x 1.2 = VPR, tm = 60 sec, Partial Discharge < 5 pC Highest Allowable Overvoltage (Transient Overvoltage, tTR = 10 sec) Safety-Limiting Values (Maximum value allowed in the event of a failure; also see Thermal Derating Curve, Figure 3) Case Temperature Side 1 Current Side 2 Current Insulation Resistance at TS, VIO = 500 V Symbol Characteristic I-IV I-III I-II 40/105/21 2 560 1050 Unit
VIORM VPR VPR
V peak V peak
896 672 VTR 4000
V peak V peak V peak
TS IS1 IS2 RS
150 265 335 >109
C mA mA
This isolator is suitable for basic isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The * marking on packages denotes DIN EN 60747-5-2 approval for 560 V peak working voltage.
350
300
SAFETY-LIMITING CURRENT (mA)
250 SIDE #2 200
RECOMMENDED OPERATION CONDITIONS
Table 8.
150 SIDE #1 100 50 0 0 50 100 150 CASE TEMPERATURE (C) 200
03787-0-003
Parameter Operating Temperature Supply Voltages1 Input Signal Rise and Fall Times
Symbol Min Max Unit TA -40 +105 C VDD1, VDD2 2.7 5.5 V 1.0 ms
Figure 3. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2
1
All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section on Page 16 for information on immunity to external magnetic fields.
Rev. C | Page 11 of 20
ADUM1300/ADuM1301 ABSOLUTE MAXIMUM RATINGS
Ambient temperature = 25C, unless otherwise noted. Table 9.
Parameter Storage Temperature Ambient Operating Temperature Supply Voltages1 Input Voltage1, 2 Output Voltage1, 2 Average Output Current, Per Pin3 Side 1 Side 2 Common-Mode Transients4 Symbol TST TA VDD1, VDD2 VIA, VIB, VIC, VE1, VE2 VOA, VOB, VOC IO1 IO2 Min -65 -40 -0.5 -0.5 -0.5 -23 -30 -100 Max +150 +105 +7.0 VDDI + 0.5 VDDO + 0.5 +23 +30 +100 Unit C C V V V mA mA kV/s
1 2
All voltages are relative to their respective ground. VDDI and VDDO refer to the supply voltages on the input and output sides of a given channel, respectively. See PC Board Layout section. 3 See Figure 3 for maximum rated current values for various temperatures. 4 Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating may cause latch-up or permanent damage.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
Table 10. Truth Table (Positive Logic)
VIX Input1 H L X X X X VEX Input2 H or NC H or NC L H or NC L X VDDI State1 Powered Powered Powered Unpowered VDDO State1 Powered Powered Powered Powered VOX Output1 H L Z H Notes
Outputs return to the input state within 1 s of VDDI power restoration.
Unpowered Powered Z Powered Unpowered Indeterminate Outputs return to the input state within 1 s of VDDO power restoration, if VEX state is H or NC. Outputs returns to high impedance state within 8 ns of VDDO power restoration, if VEX state is L.
1
2
VIX and VOX refer to the input and output signals of a given channel (A, B, or C). VEX refers to the output enable signal on the same side as the VOX outputs. VDDI and VDDO refer to the supply voltages on the input and output sides of the given channel, respectively. In noisy environments, connecting VEX to an external logic high or low is recommended.
Rev. C | Page 12 of 20
ADUM1300/ADuM1301 PIN CONFIGURATIONS AND PIN FUNCTION DESCRIPTIONS
VDD1 1
16
VDD2
VDD1 1
16
VDD2
*GND1 2 ADUM1300 15 GND2* VIA 3 TOP VIEW 14 VOA VIB 4 (Not to Scale) 13 VOB VIC 5 NC 6 NC 7 *GND1 8
12 11 10 9
*GND1 2 ADuM1301 15 GND2* VIA 3 TOP VIEW 14 VOA VIB 4 (Not to Scale) 13 VOB VOC 5 NC 6
03787-0-004
VOC NC VE2 GND2*
12 11 10 9
VIC NC GND2*
03787-0-005
VE1 7 *GND1 8
VE2
NC = NO CONNECT
NC = NO CONNECT
Figure 4. ADUM1300 Pin Configuration
Figure 5. ADuM1301 Pin Configuration
* Pins 2 and 8 are internally connected. Connecting both to GND1 is recommended. Pins 9 and 15 are internally connected. Connecting both to GND2 is recommended. Output enable Pin 10 on the ADUM1300 may be left disconnected if outputs are to be always enabled. Output enable Pins 7 and 10 on the ADuM1301 may be left disconnected if outputs are to be always enabled. In noisy environments, connecting Pin 7 (for ADuM1301) and Pin 10 (for both models) to an external logic high or low is recommended.
Table 11. ADUM1300 Pin Function Descriptions
Pin No. Mnemonic Function 1 VDD1 Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. 2 GND1 Ground 1. Ground reference for isolator Side 1. 3 VIA Logic Input A. 4 VIB Logic Input B. 5 VIC Logic Input C. 6 NC No Connect. 7 NC No Connect. 8 GND1 Ground 1. Ground Reference for Isolator Side 1. 9 GND2 Ground 2. Ground Reference for Isolator Side 2. 10 VE2 Output Enable 2. Active high logic input. VOA, VOB, and VOC outputs are enabled when VE2 is high or disconnected. VOA, VOB, and VOC outputs are disabled when VE2 is low. In noisy environments, connecting VE2 to an external logic high or low is recommended. 11 NC No Connect. 12 VOC Logic Output C. 13 VOB Logic Output B. 14 VOA Logic Output A. 15 GND2 Ground 2. Ground Reference for Isolator Side 2. 16 VDD2 Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.
Table 12. ADuM1301 Pin Function Descriptions
Pin No. Mnemonic Function 1 VDD1 Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. 2 GND1 Ground 1. Ground Reference for Isolator Side 1. 3 VIA Logic Input A. 4 VIB Logic Input B. 5 VOC Logic Output C. 6 NC No Connect. 7 VE1 Output Enable 1. Active high logic input. VOC output is enabled when VE1 is high or disconnected. VOC is disabled when VE1 is low. In noisy environments, connecting to VE1 to an external logic high or low is recommended. 8 GND1 Ground 1. Ground Reference for Isolator Side 1. 9 GND2 Ground 2. Ground Reference for Isolator Side 2. 10 VE2 Output Enable 2. Active high logic input. VOA and VOB outputs are enabled when VE2 is high or disconnected. VOA and VOB outputs are disabled when VE2 is low. In noisy environments, connecting VE2 to an external logic high or low is recommended. 11 NC No Connect. 12 VIC Logic Input C. 13 VOB Logic Output B. 14 VOA Logic Output A. 15 GND2 Ground 2. Ground Reference for Isolator Side 2. 16 VDD2 Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.
Rev. C | Page 13 of 20
ADUM1300/ADuM1301 TYPICAL PERFORMANCE CHARACTERISTICS
20 18 16
50 60
CURRENT/CHANNEL (mA)
14 12 5V 10 8 6 4 2
03787-0-008
40
CURRENT (mA)
30 5V 20 3V 10
3V
0 0 20 40 60 DATA RATE (Mbps) 80 100
0 0 20 40 60 DATA RATE (Mbps) 80 100
Figure 6. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation
6
Figure 9. Typical ADUM1300 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation
16 14 12
5
CURRENT/CHANNEL (mA)
4
3 5V 2 3V 1
CURRENT (mA)
10 8 5V 6 3V 4 2
03787-0-009
0 0 20 40 60 DATA RATE (Mbps) 80 100
0 0 20 40 60 DATA RATE (Mbps) 80 100
Figure 7. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)
10 9 8
CURRENT/CHANNEL (mA)
Figure 10. Typical ADUM1300 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation
50 45 40 35
7 6 5 4 5V 3 3V 2 1
03787-0-010
CURRENT (mA)
30 25 5V 20 3V 15 10 5
0 0 20 40 60 DATA RATE (Mbps) 80 100
0 0 20 40 60 DATA RATE (Mbps) 80 100
Figure 8. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)
Figure 11. Typical ADuM1301 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation
Rev. C | Page 14 of 20
03787-0-013
03787-0-012
03787-0-011
ADUM1300/ADuM1301
30
40
25
PROPAGATION DELAY (ns)
3V 35
20
CURRENT (mA)
15 5V 10 3V 5
30
5V
0 0 20 40 60 DATA RATE (Mbps) 80 100
03787-0-014
25 -50
-25
0 25 50 TEMPERATURE (C)
75
100
Figure 12. Typical ADuM1301 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation
Figure 13. Propagation Delay vs. Temperature, C Grade
Rev. C | Page 15 of 20
03787-0-019
ADUM1300/ADuM1301 APPLICATION INFORMATION
PC BOARD LAYOUT
The ADuM130x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (Figure 14). Bypass capacitors are most conveniently connected between Pins 1 and 2 for VDD1 and between Pins 15 and 16 for VDD2. The capacitor value should be between 0.01 F and 0.1 F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pins 1 and 8 and between Pins 9 and 16 should also be considered unless the ground pair on each package side is connected close to the package.
VDD1 GND1 VIA VIB VIC/OC NC VE1 GND1 VDD2 GND2 VOA VOB VOC/IC NC VE2 GND2
DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY
Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 2 s at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about 5 s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 10) by the watchdog timer circuit. The ADuM130x is extremely immune to external magnetic fields. The limitation on the ADuM130x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM130x is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by V = (-d/dt)rn2; n = 1, 2,..., N where: is magnetic flux density (gauss). N is the number of turns in the receiving coil. rn is the radius of the nth turn in the receiving coil (cm). Given the geometry of the receiving coil in the ADuM130x and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 16.
Figure 14. Recommended Printed Circuit Board Layout
In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.
PROPAGATION DELAY-RELATED PARAMETERS
Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.
INPUT (VIX) 50%
OUTPUT (VOX)
50%
Figure 15. Propagation Delay Parameters
Pulse-width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved. Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM130x component. Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM130x components operating under the same conditions.
Rev. C | Page 16 of 20
03787-0-016
tPLH
tPHL
03787-0-015
ADUM1300/ADuM1301
100.000
MAXIMUM ALLOWABLE MAGNETIC FLUX DENSITY (kgauss)
10.000
1.000
Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.
POWER CONSUMPTION
0.100
0.010
The supply current at a given channel of the ADuM130x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.
03787-0-017
For each input channel, the supply current is given by IDDI = IDDI (Q) IDDI = IDDI (D) x (2f - fr) + IDDI (Q) f 0.5fr f > 0.5fr
0.001 1k
100k 10k 1M 10M MAGNETIC FIELD FREQUENCY (Hz)
100M
Figure 16. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from > 1.0 V to 0.75 V--still well above the 0.5 V sensing threshold of the decoder. The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM130x transformers. Figure 17 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen, the ADuM130x is extremely immune and can be affected only by extremely large currents operated at high frequency, very close to the component. For the 1 MHz example, one would have to place a 0.5 kA current 5 mm away from the ADuM130x to affect the component's operation.
1000.00 DISTANCE = 1m 100.00
For each output channel, the supply current is given by IDDO = IDDO (Q) f 0.5fr
IDDO = (IDDO (D) + (0.5 x 10-3) x CLVDDO) x (2f - fr) + IDDO (Q) f > 0.5fr where: IDDI (D), IDDO (D) are the input and output dynamic supply currents per channel (mA/Mbps). CL is output load capacitance (pF). VDDO is the output supply voltage (V). f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling). fr is the input stage refresh rate (Mbps). IDDI (Q), IDDO (Q) are the specified input and output quiescent supply currents (mA). To calculate the total IDD1 and IDD2 supply current, the supply currents for each input and output channel corresponding to IDD1 and IDD2 are calculated and totaled. Figure 6 and Figure 7 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 12 provide total IDD1 and IDD2 supply current as a function of data rate for ADUM1300/ADuM1301 channel configurations.
MAXIMUM ALLOWABLE CURRENT (kA)
10.00 DISTANCE = 100mm 1.00 DISTANCE = 5mm 0.10
1k
10k
100k
1M
10M
100M
MAGNETIC FIELD FREQUENCY (Hz)
Figure 17. Maximum Allowable Current for Various Current-to-ADuM130x Spacings
Rev. C | Page 17 of 20
03787-0-018
0.01
ADUM1300/ADuM1301 OUTLINE DIMENSIONS
10.50 (0.4134) 10.10 (0.3976)
16
9
7.60 (0.2992) 7.40 (0.2913)
1 8
10.65 (0.4193) 10.00 (0.3937)
1.27 (0.0500) BSC 0.30 (0.0118) 0.10 (0.0039) COPLANARITY 0.10 0.51 (0.0201) 0.31 (0.0122)
2.65 (0.1043) 2.35 (0.0925)
0.75 (0.0295) x 45 0.25 (0.0098)
SEATING PLANE
8 0.33 (0.0130) 0 0.20 (0.0079)
1.27 (0.0500) 0.40 (0.0157)
COMPLIANT TO JEDEC STANDARDS MS-013AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
Figure 18. 16-Lead Standard Small Outline Package [SOIC] Wide Body (RW-16) Dimensions shown in millimeters (inches)
ORDERING GUIDE
Model ADUM1300ARW2 ADUM1300BRW2 ADUM1300CRW2 ADUM1300ARWZ2, 3 ADUM1300BRWZ2, 3 ADUM1300CRWZ2, 3 ADuM1301ARW2 ADuM1301BRW2 ADuM1301CRW2 ADuM1301ARWZ2, 3 ADuM1301BRWZ2, 3 ADuM1301CRWZ2, 3 Number Number of Inputs, of Inputs, VDD1 Side VDD2 Side 3 0 3 0 3 0 3 0 3 0 3 0 2 1 2 1 2 1 3 0 3 0 3 0 Maximum Data Rate (Mbps) 1 10 90 1 10 90 1 10 90 1 10 90 Maximum Propagation Delay, 5 V (ns) 100 50 32 100 50 32 100 50 32 100 50 32 Maximum Pulse-Width Distortion (ns) 40 3 2 40 3 2 40 3 2 40 3 2 Temperature Range (C) -40 to +105 -40 to +105 -40 to +105 -40 to +105 -40 to +105 -40 to +105 -40 to +105 -40 to +105 -40 to +105 -40 to +105 -40 to +105 -40 to +105 Package Option1 RW-16 RW-16 RW-16 RW-16 RW-16 RW-16 RW-16 RW-16 RW-16 RW-16 RW-16 RW-16
1 2
RW-16 = 16-lead wide body SOIC. Tape and reel are available. The addition of an "-RL" suffix designates a 13" (1,000 units) tape and reel option. 3 Z = Pb-free part.
Rev. C | Page 18 of 20
ADUM1300/ADuM1301 NOTES
Rev. C | Page 19 of 20
ADUM1300/ADuM1301 NOTES
(c) 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C03787-0-6/04(C)
Rev. C | Page 20 of 20

▲Up To Search▲

Price & Availability of ADUM1300

	To Download ADUM1300 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .